Sign in
Circuit Parameter Independent Test Pattern Generation for Interconnect Open Defects
Conference proceeding

Circuit Parameter Independent Test Pattern Generation for Interconnect Open Defects

Dominik Erb, Karsten Scheibler, Matthias Sauer, Sudhakar M Reddy and Bernd Becker
2014 IEEE 23rd Asian Test Symposium, pp.131-136
11/2014
DOI: 10.1109/ATS.2014.34

View Online

Abstract

ATPG Automatic test pattern generation Capacitance Circuit faults circuit parameter independent tests Couplings Integrated circuit interconnections Integrated circuit modeling interconnect opens Logic gates SAT test generation

Details

Metrics