Conference proceeding
Design-for-Testability for Improved Path Delay Fault Coverage of Critical Paths
21st International Conference on VLSI Design (VLSID 2008), pp.175-180
01/2008
DOI: 10.1109/VLSI.2008.22
Abstract
The path delay fault coverage achievable for a circuit may be low even when enhanced scan is available and only faults associated with critical paths are considered. To address this issue we describe a design-for-testability (DFT) approach that targets the critical (or longest) paths of the circuit. In a basic step of the proposed procedure, a fanout branch that is not on a longest path is disconnected from its stem, and driven from a new input in order to reduce the dependencies between off- path inputs of a target path delay fault. We present experimental results to demonstrate the increase in fault coverage of faults associated with longest paths as the number of new inputs is increased. We also discuss the implementation of the DFT approach in the context of scan design.
Details
- Title: Subtitle
- Design-for-Testability for Improved Path Delay Fault Coverage of Critical Paths
- Creators
- Irith Pomeranz - Purdue University West LafayetteSudhakar M Reddy - University of Iowa
- Resource Type
- Conference proceeding
- Publication Details
- 21st International Conference on VLSI Design (VLSID 2008), pp.175-180
- DOI
- 10.1109/VLSI.2008.22
- ISSN
- 1063-9667
- eISSN
- 2380-6923
- Publisher
- IEEE
- Language
- English
- Date published
- 01/2008
- Academic Unit
- Electrical and Computer Engineering
- Record Identifier
- 9984197226302771
Metrics
13 Record Views