Conference proceeding
Design-for-testability for synchronous sequential circuits using locally available lines
Proceedings Design, Automation and Test in Europe, pp.983-984
1998
DOI: 10.1109/DATE.1998.656000
Abstract
Proposes a non-scan design-for-testability (DFT) method to increase the testability of synchronous sequential circuits. Non-scan DFT allows at-speed testing, as opposed to scan or partial-scan based DFT that normally leads to low-speed testing and longer test application times due to scan operations. The proposed method is based on the identification of several types of restrictions imposed by the combinational logic of the circuit on the values that can be assigned to the next-state variables. These restrictions limit the set of states the circuit can reach, thus limiting the set of input patterns that can be applied to its combinational logic during normal operation. This in turn limits the fault coverage that can be achieved. The proposed DFT procedure is different from other non-scan based DFT procedures in that it relies on lines available locally to drive the inserted DFT logic, avoiding the routing of primary input lines to the flip-flops, and the routing of internal lines to the primary outputs.
Details
- Title: Subtitle
- Design-for-testability for synchronous sequential circuits using locally available lines
- Creators
- I Pomeranz - Dept. of Electr. & Comput. Eng., Iowa Univ., Iowa City, IA, USAS.M Reddy
- Resource Type
- Conference proceeding
- Publication Details
- Proceedings Design, Automation and Test in Europe, pp.983-984
- Publisher
- IEEE
- DOI
- 10.1109/DATE.1998.656000
- ISSN
- 1530-1591
- eISSN
- 1558-1101
- Language
- English
- Date published
- 1998
- Academic Unit
- Electrical and Computer Engineering
- Record Identifier
- 9984197429102771
Metrics
21 Record Views