Conference proceeding
Enhancing delay fault coverage through low power segmented scan
Eleventh IEEE European Test Symposium (ETS'06), Vol.2006, pp.21-28
07/01/2007
DOI: 10.1109/ETS.2006.18
Abstract
Reducing power dissipation during test has been an active area of academic and industrial research for the last few years and numerous low power DFT techniques and test generation procedures have been proposed. Segmented scan [17-20] has been shown to be an effective technique in addressing test power issues in industrial designs [18]. To achieve higher shipped product quality, tests for delay faults are becoming essential components of manufacturing test. This paper demonstrates, for the first time, that segmented scan facilitates increased delay fault coverage without degrading the reduction of the switching activity obtained by segmented scan. The increased transition delay fault coverage is achieved through careful selection of the capture cycle application. Experimental results on larger ISCAS-89 benchmarks show that using three segments, on average, fault coverage using launch off capture can be increased by about 5.4% while simultaneously reducing the peak switching activity caused by capture cycles by over 30%.
Details
- Title: Subtitle
- Enhancing delay fault coverage through low power segmented scan
- Creators
- Zhuo Zhang - University of IowaSudhakar M Reddy - University of IowaIrith Pomeranz - Purdue University West LafayetteJanusz Rajski - University of SouthamptonBashir M Al-Hashimi
- Resource Type
- Conference proceeding
- Publication Details
- Eleventh IEEE European Test Symposium (ETS'06), Vol.2006, pp.21-28
- DOI
- 10.1109/ETS.2006.18
- ISSN
- 1530-1877
- eISSN
- 1558-1780
- Publisher
- IEEE
- Language
- English
- Date published
- 07/01/2007
- Academic Unit
- Electrical and Computer Engineering
- Record Identifier
- 9984197166802771
Metrics
19 Record Views