Conference proceeding
On Test Generation for Interconnected Finite-State Machines - The Output Sequence Justification Problem
Proceedings of the 1996 European conference on design and test, pp.380-385
EDTC '96
03/11/1996
DOI: 10.1109/EDTC.1996.494329
Abstract
Test generation for synchronous sequential circuits can be facilitated by decomposing the circuit into a cycle free interconnection of submachines, such that all feedback loops are included within the submachines. In this work, we describe a test generation procedure that takes advantage of cycle free circuit decomposition. The paper focuses on one of the subproblems of the test generation problem, the output sequence justification problem. We propose a solution to this problem and show how it can be incorporated into a test generation procedure.
Details
- Title: Subtitle
- On Test Generation for Interconnected Finite-State Machines - The Output Sequence Justification Problem
- Creators
- Irith PomeranzSudhakar Reddy
- Resource Type
- Conference proceeding
- Publication Details
- Proceedings of the 1996 European conference on design and test, pp.380-385
- Publisher
- IEEE Computer Society
- Series
- EDTC '96
- DOI
- 10.1109/EDTC.1996.494329
- ISSN
- 1066-1409
- eISSN
- 2377-6323
- Language
- English
- Date published
- 03/11/1996
- Academic Unit
- Electrical and Computer Engineering
- Record Identifier
- 9984197444102771
Metrics
6 Record Views