Conference proceeding
Static test compaction for scan-based designs to reduce test application time
SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, pp.198-203
1998
DOI: 10.1109/ATS.1998.741614
Abstract
We propose a static compaction procedure to reduce the test application time for full and partial scan synchronous sequential circuits. The procedure accepts as input a set of test subsequences. For every subsequence, it also accepts the vector to be scanned-in before the subsequence is applied. The procedure uses two operations to reduce the test application time. The first operation combines test subsequences. The second operation reduces the lengths of the combined subsequences. The reductions in test application time of the proposed procedure an demonstrated through experimental results.
Details
- Title: Subtitle
- Static test compaction for scan-based designs to reduce test application time
- Creators
- I PomeranzS M Reddy
- Resource Type
- Conference proceeding
- Publication Details
- SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, pp.198-203
- DOI
- 10.1109/ATS.1998.741614
- Language
- English
- Date published
- 1998
- Academic Unit
- Electrical and Computer Engineering
- Record Identifier
- 9984232098502771
Metrics
47 Record Views