Image acquisition devices, as well as image processing theory, algorithms, and hardware have advanced to the point that low Size-Weight-and-Power, real-time embedded imaging systems have become a reality. To be practical in a fielded application, an image processing sub-system must be able to conduct multiple, often highly complex tasks, in real-time. The design and construction of such systems have to address technical challenges, including real-time, low-latency processing and fixed-point algorithms in order to leverage lowest-power computing platforms. Further design complications stem from the reality that state-of-the-art image processing algorithms take very different forms, greatly complicating low-latency implementations. This dissertation presents the design and preliminary implementation of an image processing sub-system that minimizes computational complexity and power consumption by eliminating repeated transformations between processing domains. Specifically, this processing chain utilizes the LeGall 5/3 wavelet as the basis for applying multiple algorithms within a single domain. The wavelet processing chain is compared, in terms of image quality, computational cost, and power consumption, to a benchmark processing chain comprised of algorithms intended to produce high quality image results. Image quality is assessed through a subject matter expert evaluation. Computational cost is analyzed theoretically and empirically, and the power consumption is derived from the execution times and characteristics of the processing devices. The results demonstrate significant promise, but several areas for additional work have been identified.
A wavelet-based framework for efficient processing of digital imagery with an application to helmet-mounted vision systems
Abstract
Details
- Title: Subtitle
- A wavelet-based framework for efficient processing of digital imagery with an application to helmet-mounted vision systems
- Creators
- Jaclyn Ann Hoke - University of Iowa
- Contributors
- Thomas Schnell (Advisor)David R. Andersen (Committee Member)Er-Wei Bai (Committee Member)Jon G. Kuhl (Committee Member)Andrew Kusiak (Committee Member)
- Resource Type
- Dissertation
- Degree Awarded
- Doctor of Philosophy (PhD), University of Iowa
- Degree in
- Electrical and Computer Engineering
- Date degree season
- Summer 2017
- DOI
- 10.17077/etd.thro601t
- Publisher
- University of Iowa
- Number of pages
- xiv, 124 pages
- Copyright
- Copyright © 2017 Jaclyn Ann Hoke
- Language
- English
- Description illustrations
- illustrations (some color)
- Description bibliographic
- Includes bibliographical references (pages 105-117).
- Public Abstract (ETD)
Image acquisition devices, as well as image processing theory, algorithms, and hardware have advanced to the point that low Size-Weight-and-Power, real-time embedded imaging systems have become a reality. The design and construction of such systems have to address many technical challenges, including the reality that low-latency implementations are complicated by state-of-the-art image processing algorithms taking very different forms. This dissertation presents the design and preliminary implementation of an image processing sub-system that minimizes computational complexity and power consumption by eliminating repeated transformations between processing domains. Specifically, this processing chain utilizes the LeGall 5/3 wavelet as the basis for applying multiple algorithms within a single domain. The wavelet processing chain is compared, in terms of image quality, computational cost, and power consumption, to a benchmark processing chain comprised of algorithms intended to produce high quality image results. The results demonstrate significant promise, but several areas for additional work have been identified.
- Academic Unit
- Electrical and Computer Engineering
- Record Identifier
- 9983776814902771