- Title: Subtitle
- A parallel logic minimization algorithm for PLA synthesis
- Creators
- Rajeshwar Galivanche - University of Iowa
- Contributors
- Sudhakar M Reddy (Advisor) - University of Iowa, Electrical and Computer Engineering
- Resource Type
- Thesis
- Degree Awarded
- Master of Science (MS), University of Iowa
- Degree in
- Electrical and Computer Engineering
- Date degree season
- Autumn 1986
- DOI
- 10.25820/etd.008510
- Publisher
- University of Iowa
- Number of pages
- viii, 110 pages
- Copyright
- No known copyright restrictions
- Comment
This thesis has been optimized for improved web viewing. If you require the original version, contact the University Archives at the University of Iowa: https://www.lib.uiowa.edu/sc/contact/
- Language
- English
- Academic Unit
- Electrical and Computer Engineering
- Record Identifier
- 9985224333302771
Thesis
A parallel logic minimization algorithm for PLA synthesis
University of Iowa
Master of Science (MS), University of Iowa
Autumn 1986
DOI: 10.25820/etd.008510
Details
Metrics
11 File views/ downloads
2 Record Views