Logo image
Generation of design verification paths from behavioral VHDL code
Thesis

Generation of design verification paths from behavioral VHDL code

PadmaShree Takkars
University of Iowa
Master of Science (MS), University of Iowa
2000
pdf
t2000_t132-o
Embargoed Access, Embargo ends: 01/01/2150

Details

Metrics

1 Record Views
Logo image