Logo image
Speeding up a procedure for compact test generation for synchronous sequential circuits
Thesis

Speeding up a procedure for compact test generation for synchronous sequential circuits

Dayanand K Reddy
University of Iowa
Master of Science (MS), University of Iowa
1996
pdf
t1996_r313-o
Embargoed Access, Embargo ends: 01/01/2146

Details

Metrics

1 Record Views
Logo image