Journal article
LOCSTEP: a logic-simulation-based test generation procedure
IEEE transactions on computer-aided design of integrated circuits and systems, Vol.16(5), pp.544-554
05/1997
DOI: 10.1109/43.631218
Abstract
We present a method to generate test sequences that detect large numbers of faults (close to or higher than the number of faults that can be detected by deterministic methods) at a cost which is significantly lower than any existing test generation procedure. The generated sequences can be used alone or as prefixes of deterministic test sequences. To generate the sequences, we study the test sequences generated by several deterministic test generation procedures. We show that when deterministic test sequences are applied, the fault-free circuits go through sequences of state transitions that have distinct characteristics which are independent of the specific circuit considered. Test sequences with the same characteristics are generated in this work by using logic simulation only on the fault-free circuit, and by considering several random patterns as candidates for inclusion in the test sequence at every time unit. By fault simulating these sequences, we find that the fault coverage achieved is very close to the fault coverage achieved by deterministic sequences, and sometimes is even higher.
Details
- Title: Subtitle
- LOCSTEP: a logic-simulation-based test generation procedure
- Creators
- I Pomeranz - University of IowaS.M Reddy
- Resource Type
- Journal article
- Publication Details
- IEEE transactions on computer-aided design of integrated circuits and systems, Vol.16(5), pp.544-554
- Publisher
- IEEE
- DOI
- 10.1109/43.631218
- ISSN
- 0278-0070
- eISSN
- 1937-4151
- Language
- English
- Date published
- 05/1997
- Academic Unit
- Electrical and Computer Engineering
- Record Identifier
- 9984197225502771
Metrics
7 Record Views