Journal article
Reverse-order-restoration-based static test compaction for synchronous sequential circuits
IEEE transactions on computer-aided design of integrated circuits and systems, Vol.22(3), pp.293-304
03/2003
DOI: 10.1109/TCAD.2002.807885
Abstract
We present a new static test sequence compaction procedure called reverse-order-restoration (ROR) for synchronous sequential circuits. It improves the efficiency of the basic vector restoration-based compaction procedure by reversing the order of the vectors in the original test sequence. This reduces the number of faults to be resimulated after every restoration step. We extend the ROR procedure to a class of radix reverse order vector restoration procedures. These procedures dynamically increase the number of vectors to be restored in each step and, thus, speed up the vector restoration process. We also investigate techniques to improve the compaction levels achieved by the ROR-based compaction procedure. By combining reverse order vector restoration and vector omission, higher compaction levels are achieved. Experimental results on test sequences generated by several test generators show the effectiveness of the proposed techniques.
Details
- Title: Subtitle
- Reverse-order-restoration-based static test compaction for synchronous sequential circuits
- Creators
- Ruifeng Guo - University of IowaS.M Reddy - University of IowaI Pomeranz
- Resource Type
- Journal article
- Publication Details
- IEEE transactions on computer-aided design of integrated circuits and systems, Vol.22(3), pp.293-304
- Publisher
- IEEE
- DOI
- 10.1109/TCAD.2002.807885
- ISSN
- 0278-0070
- eISSN
- 1937-4151
- Language
- English
- Date published
- 03/2003
- Academic Unit
- Electrical and Computer Engineering
- Record Identifier
- 9984197109102771
Metrics
22 Record Views