Journal article
Static Test Compaction for Scan-Based Designs to Reduce Test Application Time
Journal of electronic testing, Vol.16(5), pp.541-552
10/2000
DOI: 10.1023/A:1008385125818
Abstract
We propose a static compaction procedure to reduce the test application time for full and partial scan synchronous sequential circuits. The procedure accepts as input a set of test subsequences. A test subsequence consists of a sequence of primary input vectors, and a vector to be scanned-in before the input sequence is applied. The procedure uses two operations to reduce the test application time. The first operation combines test subsequences. The second operation reduces the lengths of the combined subsequences (the length of a test subsequence is the length of the input sequence included in it). The reductions in test application time of the proposed procedure are demonstrated through experimental results.
Details
- Title: Subtitle
- Static Test Compaction for Scan-Based Designs to Reduce Test Application Time
- Creators
- Irith Pomeranz - University of IowaSudhakar Reddy - University of Iowa
- Resource Type
- Journal article
- Publication Details
- Journal of electronic testing, Vol.16(5), pp.541-552
- Publisher
- Kluwer Academic Publishers
- DOI
- 10.1023/A:1008385125818
- ISSN
- 0923-8174
- eISSN
- 1573-0727
- Language
- English
- Date published
- 10/2000
- Academic Unit
- Electrical and Computer Engineering
- Record Identifier
- 9984197164302771
Metrics
9 Record Views