Journal article
Static Test Data Volume Reduction Using Complementation or Modulo-M Addition
IEEE transactions on very large scale integration (VLSI) systems, Vol.19(6), pp.1108-1112
2011
DOI: 10.1109/TVLSI.2010.2044819
Abstract
Both test compaction and test data compression methods provide an opportunity for a tester to apply modified versions of each test, in addition to the original test. We take advantage of this opportunity to achieve additional test data volume reductions. One way to modify a test is to complement some or all of its bits. We represent the way in which modified tests will be obtained by a complementation vector. Experimental results demonstrate that, even when a test set has minimum or close-to-minimum size, the use of a complementation vector allows us to reduce the size of the stored test set further, and almost always below the known lower bound on the size of a test set. The use of a complementation vector is equivalent to a modulo-2 addition operation. We generalize it to modulo-M addition, for a constant M≥ 2. With modulo-M addition, each stored test yields up to M tests. It is thus possible to reduce the size of the stored test set even further. © 2010 IEEE.
Details
- Title: Subtitle
- Static Test Data Volume Reduction Using Complementation or Modulo-M Addition
- Creators
- Irith Pomeranz - Purdue University West LafayetteSudhakar M Reddy - University of Iowa
- Resource Type
- Journal article
- Publication Details
- IEEE transactions on very large scale integration (VLSI) systems, Vol.19(6), pp.1108-1112
- DOI
- 10.1109/TVLSI.2010.2044819
- ISSN
- 1063-8210
- eISSN
- 1557-9999
- Publisher
- Institute of Electrical and Electronics Engineers
- Language
- English
- Date published
- 2011
- Academic Unit
- Electrical and Computer Engineering
- Record Identifier
- 9984196964402771
Metrics
12 Record Views