Journal article
Synthesis of Scan Chains for Netlist Descriptions at RT-Level
Journal of electronic testing, Vol.18(2), pp.189-201
04/2002
DOI: 10.1023/A:1014949727553
Abstract
This paper presents a methodology to insert scan paths in a functional Register Transfer Level (RTL) specification of a design that can exploit existing functional paths between sequential elements in the original circuit for establishing scan chains. The primary objective for RTL scan insertion is to reduce the time taken for DFT, and thus reduce the time to market. Additionally, building scan chains at the functional RT-Level is expected to reduce the total area overhead introduced by full scan without compromising the fault coverage achieved. In addition, it often eliminates the delay associated with the additional multiplexer as a part of a conventional scan-cell in high performance designs. Experimental results presented in this paper demonstrate that the proposed method achieves the above objectives while also achieving higher fault coverages for most of the benchmark circuits considered.
Details
- Title: Subtitle
- Synthesis of Scan Chains for Netlist Descriptions at RT-Level
- Creators
- Yu Huang - University of IowaChien-Chung Tsai - Mentor GraphicsNilanjan Mukherjee - Mentor GraphicsOmer Samman - Mentor GraphicsWu-Tung Cheng - Mentor GraphicsSudhakar Reddy - University of Iowa
- Resource Type
- Journal article
- Publication Details
- Journal of electronic testing, Vol.18(2), pp.189-201
- DOI
- 10.1023/A:1014949727553
- ISSN
- 0923-8174
- eISSN
- 1573-0727
- Publisher
- Kluwer Academic Publishers
- Language
- English
- Date published
- 04/2002
- Academic Unit
- Electrical and Computer Engineering
- Record Identifier
- 9984197444002771
Metrics
11 Record Views