Journal article
Testable realizations for FET stuck-open faults in CMOS combinational logic circuits
IEEE transactions on computers, Vol.35(8), pp.742-754
1986
DOI: 10.1109/TC.1986.1676825
Abstract
In this paper, potential invalidation of stuck-open fault-detecting tests, derived by neglecting circuit delays and charge distribution in CMOS logic circuits, is studied. Several classes of circuits derived from sum of products and product of sums expressions for a given combinational logic function are investigated to determine the testability of FET stuck-open faults by tests which will remain valid in the presence of arbitrary circuit delays. Necessary and sufficient conditions for the existence of tests that will remain valid in the presence of arbitrary circuit delays are derived. Using these conditions, it is shown that all single FET stuck-open faults, in a specific design using a single CMOS complex gate, are detectable by tests that remain valid in the presence of arbitrary circuit delays. For several other realizations, methods to augment them, to insure detectability of all single FET stuck-open faults by tests that will remain valid in the presence of arbitrary circuit delays are proposed. It is observed that in many of the logic circuits investigated it is also possible to avoid test invalidation due to charge distribution. Copyright © 1986 by The Institute of Electrical and Electronics Engineers, Inc.
Details
- Title: Subtitle
- Testable realizations for FET stuck-open faults in CMOS combinational logic circuits
- Creators
- S. M Reddy - Univ., dep. electrical computer eng., Iowa City IA 52242, United StatesM. K Reddy - Univ., dep. electrical computer eng., Iowa City IA 52242, United States
- Resource Type
- Journal article
- Publication Details
- IEEE transactions on computers, Vol.35(8), pp.742-754
- Publisher
- Institute of Electrical and Electronics Engineers
- DOI
- 10.1109/TC.1986.1676825
- ISSN
- 0018-9340
- eISSN
- 1557-9956
- Language
- English
- Date published
- 1986
- Academic Unit
- Electrical and Computer Engineering
- Record Identifier
- 9984196968502771
Metrics
6 Record Views